mina-isa

Release 0.1.0

Michelle-Marie Schiller

Apr 07, 2023

CONTENTS

1	Intro	oduction
	1.1	MINA ISA Overview
	1.2	Events, Faults And Interrupts
	1.3	Data Types
	1.4	Machine Control Register
	1.5	The Stack
2	MIN	A32 Base Integer Instruction Set, Version 1
	2.1	Overview
	2.2	Fault Entry And Exit
	2.3	Instruction Formats
	2.4	Instruction Summary
	2.5	Instruction Set

CHAPTER

ONE

INTRODUCTION

MINA is an open instruction set architecture (ISA) designed to be extendable and easy to decode.

Current and future goals include:

- An ISA suitable for hardware implementation.
- 32-bit and 64-bit address space variants.

1.1 MINA ISA Overview

The MINA ISA is defined as a base integer ISA with optional floating-point, SIMD and user-defined extensions. Current base integer ISAs are *MINA32* and *MINA64*, which has not been defined yet.

Planned extensions include FloatingMINA (floating-point) and VectorMINA (single instruction, multiple data).

1.2 Events, Faults And Interrupts

Unusual conditions occurring at run time are referred to as events.

Faults are events that occur synchronously to the current MINA thread; they transfer control to a fault handler.

Interrupts are similar to faults. However, interrupts occur asynchronously to the current MINA thread.

1.3 Data Types

The MINA ISA currently defines the following data types:

- Byte (8-bit)
- Halfword (16-bit)
- Word (32-bit)
- Longword (64-bit)

Future versions of the MINA ISA will define more data types.

1.4 Machine Control Register

The *Machine Control Register* (MCR) is a longword register displaying information about the current state of a MINA implementation. It is accessible through special move and load-store instructions.



Fig. 1: Figure 1: Machine Control Register

OMCR (Old Machine Control Register) is a special 32-bit field holding a copy of the low 32 bits of MCR during fault handling.

EXT (Extension) is a *read-only* 12-bit field. All bits in this field indicate the presence or absence of certain instruction extensions. Writes to this field are ignored. Undefined bits are hardwired to low.

Bit	Extension
0	Division
1	Cache Control
6	FloatingMINA
7	VectorMINA
8	User Extension 1
9	User Extension 2
10	User Extension 3
11	User Extension 4

ID (Interrupt Disable) controls the generation of *External Interrupt* faults. When this bit is high, interrupts do not generate *External Interrupt* faults.

Note: The state of ID does not affect the operation of the WFI instruction.

T (Condition True) controls the execution of predicated instructions. T variants execute when this bit is high, F variants execute when this bit is low.

MODE (Mode) is a 2-bit field determining the current processor operating mode.

MODE[1:0]	Mode	Visible Registers
00	User	r0-r7, r8_usr-r15_usr
01	Supervisor	r0-r7, r8_svc-r15_svc
10	Reserved	
11	Reserved	

Warning: Writing Reserved values to this field generates an Invalid State fault.

During fault processing, the current fault cause is loaded into the 4-bit CAUSE (Cause) field. On reset, this field is 1111.

CAUSE[3:0]	Fault Cause
0000	Misaligned Load Address
0001	Misaligned Store Address
0100	Invalid State
0101	Privilege Mismatch
1000	Undefined Instruction
1100	External Interrupt
1101	User Interrupt
1110	Supervisor Call
1111	Reset

Note: It is possible to program undefined values into CAUSE. However, this is discouraged as future versions of MINA may define these values. To avoid software incompatibilities, use User Interrupt for user-defined faults.

COMMENT (Comment) is an 8-bit field that can be used to pass information from the current User mode thread to the Supervisor mode thread. The SVCALL and FAULT instructions write a user-defined value into this field.

1.5 The Stack

MINA uses a full-descending stack model. Push operations *decrement* the stack pointer *before* writing data onto the stack. Pop operations *increment* the stack pointer *after* loading data from the stack.

CHAPTER

TWO

MINA32 BASE INTEGER INSTRUCTION SET, VERSION 1

The following sections describe version 1 of the MINA32 base integer ISA.

2.1 Overview

MINA32 has a total of 27 registers:

- 24 32-bit general-purpose registers.
- 2 system registers.
- user-visible 32-bit program counter.

General-purpose registers r0-r7 are shared across all modes, r8-r15 are mode-specific.

Note: r15 is used as a *stack pointer* (SP) for instructions that use the stack. At all other times you can treat r15 as a general-purpose register.

Note: It is possible to access User mode registers r8_usr-r15_usr from Supervisor mode through the use of special move instructions.

The two system registers are MCR - the *Machine Control Register* - and FRET - the *Fault Return Address* register. While limited MCR access is possible in User mode, FRET is only visible to Supervisor mode threads.

The user-visible program counter (PC) holds the address of the currently executing instruction.

2.2 Fault Entry And Exit

MINA faults are handled as follows:

- 1. Depending on the fault cause, FRET is loaded with PC or PC + 4.
- 2. MCR is left-shifted by 32. ID is pulled high, MODE is set to 10 (Supervisor).
- 3. CAUSE is loaded with an appropriate fault code.
- 4. In case of a user-generated fault, COMMENT is loaded with a user-defined 8-bit value.
- 5. PC is set to $\mathbf{0}$.

To return from a fault, a fault handler must use the SWITCH instruction. SWITCH restores MCR by right-shifting it by 32 and resets PC to the value stored in FRET.

2.3 Instruction Formats

There are five core instruction formats (S/I/M/F/B). Instructions must be aligned on a four-byte boundary; misaligned instructions generate Misaligned Load Address faults.

The S-type (Standard) format is used for most instructions that operate on registers.

31	///	28	27	111	24	23	///	20	19	///	16	15	///	12	11	///	0
	GROUP		0	PCOD	E		SRC1			SRC2			DEST			0	



The I-type (Immediate) format is the default register-immediate format. An I-type immediate is sign-extended 12-bit data (IMM[11:0]) left-shifted by the shift amount specified in SHIFT.

31	///	28	27	111	24	23	///	20	19	111	16	15	///	12	11	///	0
	GROUP		0	PCOD	E		SRC1			SHIFT			DEST			VIM[11:0	0]

Fig. 2: Figure 3: I-type Format

The M-type (Move) format is a special register-immediate format. An M-type immediate is zero-extended 16-bit data (IMM[15:0]) left-shifted by 0 (MOVL instruction) or 16 (MOVU instruction).

31	///	28	27	///	24	23	///	20	19	///	16	15	///	12	11	///	0
	GROUP			PCOD	E		0		IN	IM[15:1	2]		DEST			VIM[11:0	1

Fig. 3: Figure 4: M-type Format

The F-type (Funnel Shift) format is a special register-register format with four register operands.

The B-type (Branch) format is a special immediate format. A program counter-relative branch offset is sign-extended 24-bit data (IMM[23:0]) left-shifted by 2.

31	///	28	27	///	24	23	///	20	19	///	16	15	///	12	11	///	8	7	///	0
\square	GROUP			OPCOD	E		SRC1			SRC2			DEST			RSHIFT			0	
							Fi	g. 4:	Figur	e 5: F	-type	Form	at							
31	///	28	;	27	///	24	23						///							0
\square	GROU	Ρ	ſ	OF	CODE		\square						IMM[23:0]						

Fig. 5: Figure 6: B-type Format

2.4 Instruction Summary

2.4.1 Arithmetic/Divide/NOP Group (0000)

Opcode	Mnemonic	Instruction	Format
0000	ADDI	Add Immediate	Ι
0001	MULTI	Multiply Immediate	Ι
0010	DIVI	Divide Immediate	Ι
0011	REMI	Compute Remainder Immediate	Ι
0100	SLTI	Set If Less Than Immediate	Ι
0101	SLTIU	Set If Less Than Immediate Unsigned	Ι
0110	NOP	No Operation	Ι
0111	PCADDI	Add Program Counter Immediate	Ι
1000	ADD	Add Register	S
1001	MULT	Multiply Register	S
1010	DIV	Divide Register	S
1011	REM	Compute Remainder Register	S
1100	SLT	Set If Less Than Register	S
1101	SLTU	Set If Less Than Register Unsigned	S
1110	SUB	Subtract Register	S
1111	PCADD	Add Program Counter Register	S

2.4.2 Logic/Bitwise Group (0001)

Opcode	Mnemonic	Instruction	Format
0000	ANDI	Logical AND Immediate	Ι
0001	ORI	Logical OR Immediate	Ι
0010	XORI	Logical XOR Immediate	Ι
0011	NANDI	Logical NOT-AND Immediate	Ι
1000	AND	Logical AND Register	S
1001	OR	Logical OR Register	S
1010	XOR	Logical XOR Register	S
1011	NAND	Logical NOT-AND Register	S
1100	POPCNT	Compute Population Count	S
1101	CLO	Count Leading Ones	S
1110	PLO	Find Position Of Leading One	S

2.4.3 Compare Group (0010)

Opcode	Mnemonic	Instruction	Format
0000	CMPI/EQ	Compare Equal Immediate	Ι
0001	CMPI/LO	Compare Lower Immediate	Ι
0010	CMPI/LS	Compare Lower Or Same Immediate	Ι
0011	CMPI/LT	Compare Less Than Immediate	Ι
0100	CMPI/LE	Compare Less Than Or Equal Immediate	Ι
1000	CMP/EQ	Compare Equal Register	S
1001	CMP/LO	Compare Lower Register	S
1010	CMP/LS	Compare Lower Or Same Register	S
1011	CMP/LT	Compare Less Than Register	S
1100	CMP/LE	Compare Less Than Or Equal Register	S

2.4.4 Register Branch Group (0011)

Opcode	Mnemonic	Instruction	Format
0000	RBRA	Register Branch, Immediate Offset	Ι
0001	RCALL	Register Call, Immediate Offset	Ι
0010	RET	Return From Subroutine Call	Ι
1000	ROBRA	Register Branch, Register Offset	S
1001	ROCALL	Register Call, Register Offset	S

2.4.5 Memory Group (0100)

Opcode	Mnemonic	Instruction	Format
0000	LD	Load Word, Immediate Offset	Ι
0001	LDH	Load Halfword, Immediate Offset	Ι
0010	LDB	Load Byte, Immediate Offset	Ι
0011	ST	Store Word, Immediate Offset	Ι
0100	STH	Store Halfword, Immediate Offset	Ι
0101	STB	Store Byte, Immediate Offset	Ι
0110	LDC	Load Machine Control Register	Ι
0111	STC	Store Machine Control Register	Ι
1000	RLD	Load Word, Register Offset	S
1001	RLDH	Load Halfword, Register Offset	S
1010	RLDB	Load Byte, Register Offset	S
1011	RST	Store Word, Register Offset	S
1100	RSTH	Store Halfword, Register Offset	S
1101	RSTB	Store Byte, Register Offset	S
1110	POP	Pop Word	S
1111	PUSH	Push Word	S

2.4.6 Move Group (0101)

Opcode	Mnemonic	Instruction	Format
0000	MOVI	Move Immediate	Ι
0001	MTI	Move If True Immediate	Ι
0010	MFI	Move If False Immediate	Ι
0011	MOVL	Move Lower Immediate	М
0100	MOVU	Move Upper Immediate	М
1000	MOV	Move Register	S
1001	SEL	Select Register	S
1011	MTOC	Move To Machine Control Register	S
1100	MFRC	Move From Machine Control Register	S
1101	MTOU	Move To User Mode Register	S
1110	MFRU	Move From User Mode Register	S

2.4.7 Shift Group (0110)

Opcode	Mnemonic	Instruction	Format
0000	LSL	Shift By Immediate, Logical Left	Ι
0001	LSR	Shift By Immediate, Logical Right	Ι
0010	ASR	Shift By Immediate, Arithmetic Right	Ι
0011	ROR	Rotate By Immediate, Right	Ι
1000	RLSL	Shift By Register, Logical Left	S
1001	RLSR	Shift By Register, Logical Right	S
1010	RASR	Shift By Register, Arithmetic Right	S
1011	RROR	Rotate By Register, Right	S
1100	FLSL	Funnel Shift, Logical Left	F
1101	FLSR	Funnel Shift, Logical Right	F

2.4.8 Control Group (0111)

Opcode	Mnemonic	Instruction	Format
0000	STOP	Shut Down Processor	Ι
0001	WFI	Wait For Interrupt	Ι
0010	SETT	Set T Bit	Ι
0011	CLRT	Clear T Bit	Ι
0100	SWITCH	Switch To Saved State	Ι
1000	SVCALL	Supervisor Call	S
1001	FAULT	Generate Fault	S
1010	MTOF	Move To Fault RetAddr Register	S
1011	MFRF	Move From Fault RetAddr Register	S
1100	MTOC2	Move To OMCR	S
1101	MFRC2	Move From OMCR	S

2.4.9 PC-Relative Branch Group (1000)

Opcode	Mnemonic	Instruction	Format
0000	BRA	PC-Relative Branch	В
0001	BT	PC-Relative Branch If True	В
0010	BF	PC-Relative Branch If False	В
1000	CALL	PC-Relative Call	В
1001	СТ	PC-Relative Call If True	В
1010	CF	PC-Relative Call If False	В

2.5 Instruction Set

2.5.1 ADD (Add Register): Arithmetic Instruction

31	///	28	27	///	24	23	///	20	19	///	16	15	///	12	11	///	0
	0000			1000			SRC1			SRC2			DEST			0	

Fig. 6: Figure 7: ADD

Assembler syntax: add dest, src1, src2

Description: Adds register src1 to register src2 and stores the result in register dest.

Operation:

```
ADD(src1, src2, dest)
{
    r[dest] = r[src1] + r[src2];
}
```

2.5.2 ADDI (Add Immediate): Arithmetic Instruction

31	///	28	27	///	24	23	///	20	19	///	16	15	///	12	11	///	0
\square	0000		\square	0000		\square	SRC1		\square	SHIFT		\square	DEST			MM[11:0	0]

Fig. 7: Figure 8: ADDI

Assembler syntax: addi dest, src1, imm

Description: Adds shifted sign-extended 12-bit immediate imm[11:0] to register src1 and stores the result in register dest.

Operation:

```
ADDI(src1, imm, shift, dest)
{
    imm = exts12(imm) LSL shift;
    r[dest] = r[src1] + imm;
}
```

Note: Since the 12-bit immediate is sign-extended, this instruction can add and subtract immediate data.

2.5.3 AND (Logical AND Register): Logic Instruction



Fig. 8: Figure 9: AND

Assembler syntax: and dest, src1, src2

Description: Logically ANDs register src1 with register src2 and stores the result in register dest.

Operation:

```
AND(src1, src2, dest)
{
    r[dest] = r[src1] AND r[src2];
}
```

2.5.4 ANDI (Logical AND Immediate): Logic Instruction

31	///	28	27	///	24	23	///	20	19	///	16	15	///	12	11	///	0
0001			\square	0000		\square	SRC1		\square	SHIFT		\square	DEST			VIM[11:0	0]

Fig. 9: Figure 10: ANDI

Assembler syntax: and i dest, src1, imm

Description: Logically ANDs register src1 with shifted sign-extended 12-bit immediate imm[11:0] and stores the result in register dest.

Operation:

```
ANDI(src1, imm, shift, dest)
{
    imm = exts12(imm) LSL shift;
    r[dest] = r[src1] AND imm;
}
```